

TITLE

LIQUID CRYSTAL DISPLAY DEVICE

BACKGROUND OF THE INVENTION

Field of the Invention

5 The invention relates to a liquid crystal display (LCD) device, and more particularly to a liquid crystal display (LCD) device having a driving circuit to decrease the number of I/O pins on a FPC, and the number of signal lines on the LCD panel, thereby decreasing the layout size and power requirements of the LCD and, thereby, development costs.
10

Description of the Related Art

 A source driver can receive fast digital data sequentially and convert it into slower parallel digital signals. The source driver can then convert the slower digital signals into analog voltage to drive liquid crystal displays (LCD). A display panel is formed of many pixels. For example, a super video graphics array (SVGA) LCD panel has 800 (horizontal lines) x 600 (vertical lines) pixels. In this case, the source driver on the panel requires 800 units of corresponding circuits to properly write all data in the pixels. Each unit has a one-bit shift register, three (R, G, B) n-bit sample latches and hold latches, three digital-to-analog converters (DACs) and three analog buffers. Therefore, such a source driver requires a large area. Thus, reducing required area when designing, for example, the source driver, is very important. Another benefit is increased resolution, particularly for novel

source driver-on-panel display systems such as LCOS, LTPS TFT-LCD, OLED and the like.

Fig. 1 is a block diagram illustrating a typical LTPS TFT-LCD. As shown in Fig. 1, the LTPS TFT-LCD disclosed in 5 U.S. Pat. No. 6,256,024 has a structure in which a pixel and a driving circuit for receiving a digital signal having a signal level less than that of a power source voltage (Vdd) of the horizontal driving circuit system are formed in combination on a glass substrate. The LTPS TFT-LCD 10 comprises a horizontal shift register 122, a set of sampling switches 102-1 to 102-n, a set of level shifters 104-1 to 104-n, a set of latches 106-1 to 106-n, a set of digital-to-analog converters (DACs) 108-1 to 108-n, a set of buffers 110-1 to 110-n, a pixel 116, data lines 114-1 to 114-n, scan 15 lines 112-1 to 112-n and a vertical shift register 120.

The scan lines 112-1 to 112-n are vertically scanned successively by the vertical shift register 120 which functions as a vertical scanning circuit and driver.

The horizontal shift register 122, which functions as a 20 horizontal scanning circuit, generates a sampling pulse for sampling an input digital data in time series corresponding to a pixel based on a horizontal start pulse Hst and horizontal clock pulse Hck, and generates a level shift pulse as described hereinafter. The sampling switches 102-1 to 102-n are provided corresponding to n column lines 114-1 to 114-n, and sample digital data on a data bus line in response to the sampling pulse supplied successively from 25 the horizontal shift register 122.

Digital data sampled successively by the sampling 30 switches 102-1 to 102-n is supplied to level shifts which

function as the level converter. The level shifts 104-1 to 104-n shift the signal level of respective sampling data to a power source voltage (Vd) level of a horizontal driving circuit system based on a level shift pulse given by the 5 horizontal shift register 122. Respective sampling data shifted by level shifts 104-1 to 104-n are held during one horizontal time period by the latches 106-1 to 106-n.

Respective latch data of latches 106-1 to 106-n are converted to analog signals by the DACs 108-1 to 108-n, and 10 supplied to the buffers 110-1 to 110-n. The buffers 110-1 to 110-n drive the data lines 114-1 to 114-n based on analog signals given by the DACs 108-1 to 108-n.

A digital signal having a signal level less than that of a power source voltage (Vdd) of the horizontal driving 15 circuit system is transmitted until one switch inputs to the corresponding data line, applied to the corresponding pixel. Before inputting the digital signal to the corresponding data line, the level shifter amplifies the digital signal. Thus, the dynamic power consumption depleted during digital 20 signal transmission in data lines is increased. In the apparatus, one level shifter is coupled to a pair of complementary signals. Thus, for an N bit digital signal (N is a natural number), $2N$ data buses are required. Power depleted during digital signal transmission in $2N$ data bus 25 exceeds that depleted during digital signal transmission in N data buses. The number of I/O pins on a FPC and the layout size of the LCD are thus increased.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a liquid crystal display (LCD) device having a driving circuit to decrease the number of I/O pins on a FPC, and the number of signal lines on the LCD panel, thereby decreasing the 5 layout size and power requirements of the LCD and, thereby, development costs.

The present invention thus provides a liquid crystal display device. The liquid crystal display device has a driving circuit and a plurality of pixel units formed in 10 combination, capable of accepting digital signal input. The liquid crystal display device comprises pulse generation, sampling, comparison, latch, and digital-to-analog conversion capabilities. A sample pulse is generated, which samples in time series a digital signal input corresponding 15 to a pixel. The input digital signal is sampled in response to the sampling pulses and compared to a reference voltage to output a comparison result. The comparison result is held until an analog signal is produced therefrom by conversion, based on a digital signal held by the latch and 20 then applied to a corresponding pixel.

Furthermore, for different applications, the liquid crystal display device further comprises an analog buffer. The analog buffer receives the analog signal generated previously and applies it to a corresponding pixel.

The present invention is herein described by way of exemplary embodiments, but not limitations, illustrated in the accompanying drawings in which like references denote similar elements, and in which:

Fig. 1 is a block diagram illustrating a typical LTPS TFT-LCD;

Fig. 2 is a block diagram illustrating a liquid crystal display device according to the embodiment of the invention;

5 Fig. 3 is a block diagram illustrating an example of the comparator in the embodiment of the invention;

Fig. 4 is a block diagram illustrating an example of the latch and the level shifter in the embodiment of the invention; and

10 Fig. 5 is a timing diagram illustrating signals in Fig. 2, Fig. 3 and Fig. 4.

DETAILED DESCRIPTION OF THE INVENTION

Fig. 2 is a block diagram illustrating a liquid crystal display device according to the embodiment of the invention. 15 An active matrix type liquid crystal display device in accordance with the present invention has a structure in which a pixel and a driving circuit for receiving a digital signal having a signal level lower than that of a power source voltage (Vdd) of the horizontal driving circuit 20 system are formed in combination on a glass substrate. A digital signal to be supplied is a N bit digital data (for color display, the number of total data lines is R, G, B×number of parallel processing).

As shown in Fig. 2, the LCD comprises a horizontal 25 shift register 222, a set of comparators 204-1 to 204-n, a set of latches 206-1 to 206-n, a set of level shifters 208-1 to 208-n, a set of digital-to-analog converters (DACs) 210-1 to 210-n, a set of analog buffers 212-1 to 212-n, a

Client's ref.: AU91276
Our ref.: 0632-9411usf/Ellen/Kevin

plurality of pixels 230, data lines 216-1 to 216-n, scan lines 214-1 to 214-n and a vertical shift register 220.

The horizontal shift register 222, which functions as a horizontal scanning circuit generates a sampling pulse for 5 sampling an input digital data in time series corresponding to a pixel based on a horizontal start pulse H_{st} and horizontal clock pulse H_{ck} , and generates a level shift pulse as described hereinafter.

The sampling switches 202-1 to 202-n are provided 10 corresponding to n column lines 216-1 to 216-n, and sample a digital data on a data bus line in response to the sampling pulse supplied successively from the horizontal shift register 222.

Each of the comparators 204-1 to 204-n is coupled to 15 one of sampling switches 202-1 to 202-n. Each of the comparators 201-1 and 204-n receives a digital signal sample by the corresponding sampling switch 202 and a reference voltage V_{ref} . The level of the reference voltage V_{ref} is about half the amplitude of the input digital signal. After 20 comparing the digital signal and the reference voltage V_{ref} , the comparators 201-1 and 204-n output a comparison result.

The comparison result is held during one horizontal time period by the corresponding latches 206-1 to 206-n. The level shifts 208-1 to 208-n amplify the digital signal 25 held by the corresponding latches 206-1 to 206-n to a signal having a high signal level suitable for the DACs 210-1 to 210-n and outputs the signal to the corresponding DACs 210-1 to 210-n.

The DACs 210-1 to 210-n generate an analog signal based 30 on the digital signal transmitted from the corresponding

level shifts 208-1 to 208-n. The analog buffers 212-1 to 212-n receive the analog signal generated from the corresponding DACs 210-1 to 210-n and apply the analog signal to a corresponding pixel 230.

5 On the other hand, the scan lines 214-1 to 214-n are vertically scanned successively by the vertical shift register 220 which functions as a vertical scanning circuit and driver.

In the liquid crystal display device, the pixels 230 10 are arranged in an array structure. Each pixel 230 includes a liquid crystal 234 and a transistor 232. The drain terminal and the gate terminal of the transistor 232 are connected to the data lines 216-1 to 216-n and the scan lines 214-1 to 214-n, respectively. The source terminal of 15 the transistor 232 is connected to the liquid crystal 234. Furthermore, the data lines 216-1 to 216-n and the scan lines 214-1 to 214-n are coupled to the horizontal shift register 222 and the vertical shift register 220, respectively. These data lines 216-1 to 216-n and scan 20 lines 214-1 to 214-n control the pixels 230 according to image data and scanning control data.

For other liquid crystal display devices, the analog buffers 212-1 to 212-n can be removed.

Fig. 3 is a block diagram illustrating an example of 25 the comparator in the embodiment of the invention. A pair of complementary signals instructing the comparators 204-1 to 204-n when to receive a digital signal SD from the corresponding sampling switches 202 are generated from the horizontal shift register 222 shown in Fig. 2. In the 30 embodiment, the amplitude of the digital signal SD is from 0

to 3.3. A pair of complementary signals SR_out1 and SR_out2 to control the comparator 204-2 generated from the horizontal shift register 222 are used as an example to illustrate the embodiment shown in Fig. 3.

5 As shown in Fig. 3, the comparator 204-2 comprises nineteen transistors Q302, Q304, Q306, Q308, Q310, Q312, Q314, Q316, Q318, Q320, Q322, Q324, Q326, Q328, Q330, Q332, Q334, Q336 and Q338. The source terminal of the transistor Q304 receives the digital signal SD. The source terminal of 10 the transistor Q302 receives the reference voltage V_{ref} . The signal SR_out1 is input to the gate terminals of the transistors Q302, Q304 and Q316. The signal SR_out2 is input to the gate terminals of the transistors Q306, Q322 and Q328. The gate terminal of the transistor Q318 receives 15 a signal SR_out0. The signal SR_out0 is generated from the horizontal shift register 222 to control the comparator 204-1. Power is supplied to the source terminals of the transistors Q316, Q324, Q330, Q334 and Q338. The source terminals of the transistors Q306, Q320, Q326, Q332, Q336 20 and Q338 are coupled to a common electrode (in the embodiment, to ground).

A connected point of the drain terminals of the transistors Q318 and Q334, and the drain terminals of the transistors Q336 and Q338 generate a pair of complementary signals Q_out1 and Q_out2 output respectively. Both of the signals Q_out1 and Q_out2 input to the latch or one of the signals Q_out1 and Q_out2 is selected to input to the latch. Because only one of the signals Q_out1 and Q_out2 is required to input to the latch, signals lines can be

decreased. Input of the signal Q_{out1} to the latch is used as an example to illustrate the embodiment shown in Fig. 4.

As well as using the circuit shown in Fig. 3 to act as the comparator in the present invention, other circuits 5 which can compare digital signals and reference voltage can be used.

Fig. 4 is a block diagram illustrating an example of the latch and the level shifter in the embodiment of the invention. The latch 430 shown in Fig. 4 is an embodiment 10 of any of latches 206-1 to 206-n. The level shifter 440 shown in Fig. 4 is an embodiment of the level shifter corresponding to the selected latch. For example, the latch 430 shown in Fig. 4 is an embodiment of the latch 206-2. Then, the level shifter 440 shown in Fig. 4 is an embodiment 15 of the level shifter 208-2.

As shown in Fig. 4, the latch 430 comprises four inverters 402, 404, 406 and 408. The level shifter 440 comprises six transistors Q410, Q412, Q414, Q416, Q418 and Q420.

20 Input terminals of the inverters 404 and 406 are coupled to an output terminal of the comparator and receive the signal Q_{out1} (referring to Fig. 3). An output terminal of the inverter 404 is coupled to input terminals of the inverters 402 and 408. An output terminal of the inverter 25 402 is coupled to the input terminals of the inverters 404 and 406. Output terminals of the inverters 406 and 408 are coupled to the level shifter 440.

The drain terminals of the transistors Q410 and Q412 are coupled to the output terminal of the inverter 408. The 30 drain terminals of the transistors Q418 and Q420 are coupled

to the output terminal of the inverter 406. The source terminals of the transistors Q410 and Q412, and the drain terminals of the transistors Q414, Q416, Q418 and Q420 are coupled to a common electrode (in the embodiment, to ground). A connected point of the source terminals of the transistors Q418 and Q420 generates a digital signal D_out output to the digital-to-analog converter.

Besides using the circuit shown in Fig. 4 to perform the latch in the present invention, other circuits which can hold digital data can be used. Furthermore, after the level shifter, for other applications, some buffers or inverters can be added into the liquid crystal display device.

Fig. 5 is a timing diagram illustrating signals in Fig. 2, Fig. 3 and Fig. 4. The vertical axis is amplitude. The horizontal axis is time. Line 50 is the digital signal SD input to the compactor. Line 52 is the signal SR_out1 generated from the horizontal shift register 222. Line 54 is a signal stored in the Latch 430.

When the signal SR_out1 generated from the horizontal shift register 222 first turns on, the digital signal SD (1) is input to the compactor. After comparison with the reference voltage, the digital signal "1" is stored in the latch when the signal SR_out1 generated from the horizontal shift register 222 turns off. When the signal SR_out1 generated from the horizontal shift register 222 subsequently turns on, the digital signal SD (0) is input to the compactor. After being compared with the reference voltage, the digital signal "0" is stored in the latch when the signal SR_out1 then generated from the horizontal shift register 222 turns off. When the signal SR_out1 generated

from the horizontal shift register 222 turns on, the digital signal SD (1) is input to the compactor. After comparison with the reference voltage, the digital signal "1" is stored in the latch when the signal SR_out1 generated from the 5 horizontal shift register 222 turns off. When the signal SR_out1 then generated from the horizontal shift register 222 turns on, the digital signal SD (1) is input to the compactor. After comparison with the reference voltage, the digital signal "1" is stored in the latch when the signal 10 SR_out1 generated from the horizontal shift register 222 turns off.

The liquid crystal display device provided by the invention comprises comparators to decrease the number of I/O pins on a FPC and number of signal lines on the LCD 15 panel, thereby decreasing the layout size and power requirements of the LCD and, thereby, development costs.

The foregoing description of the preferred embodiments of this invention has been presented for purposes of illustration and description. Obvious modifications or 20 variations are possible in light of the above teaching. The embodiments were chosen and described to provide the best illustration of the principles of this invention and its practical application to thereby enable those skilled in the art to utilize the invention in various embodiments and with 25 various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the present invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably 30 entitled.